Abstract
Introduction
In a wide variety of CMOS analog circuits such as switched capacitor filters and A/D and D/A converters, accuracy is determined by the d.c. gain of the op-amps [I] , [2] . Cascoding and the use of more than one gain stage are well-known techniques for boosting the gain of a CMOS op-amp [3]-Thus, for very high gain applications, a two stage cascode op-amp is an appropriate topology.
In a two stage cascode op-amp a number of transistors are externally biased and the operating point of the op-amp is very sensitive to these biases and the transistor sizes. Because of this, the sensitivity of the systematic offset of the op-amp is high. Since the output voltage is sensitive to common mode signals and the supply voltages, the common mode rejection ratio (CMRR) and the power supply rejection ratio (PSRR) of a two stage op-amp are low.
In this paper we introduce the notion of mirror biasing and apply it to two stage CMOS cascode op-amps in order to desensitize its operating point to bias and parameter variations. The idea is adapted from [4] and [5] which deal with folded cascode op-amps which is the topology of choice for moderate gain and high speed. The basic idea of mirror biasing is to avoid external biasing of the transistors but instead creating self-biased mirror pairs in which the mirror transistor is diode connected. This reduces the sensitivity of 
Mirror Biasing of Cascode Second Stage
In this section we first highlight the high sensitivity of the node voltages of a standard cascode opamp. Next we describe desensitization of the quiescent values of node voltages by the use of mirror biasing.
We also discuss how mirror biasing reduces common mode gain and power supply gain and hence, improves CMRR and PSRR.
Throughout this paper transconductance, drain conductance and the aspect ratio of the gate area of transistor Ma. are denoted by gmi, gmi and ri (=e) respectively.
In fig-l It is important to note that the same equation (1) gives the positive power supply gain and the common mode gain of the second stage. Since, these two gains are equal to the differential mode gain of the second stage, this stage has no contribution in CMRR and PSRR and hence, CMRR and PSRR of the two stage op-amp are low.
Mirror biasing involves the creation of mirror pairs in which one of tlie transistors is diode connected. In such a configuration the diode connected transistor provides the low impedance necessary for low sensitivity of the operating point to common mode variation while the other transistor maintain high differential with the same ratio, say 1 : m. Typically m will be greater than 1 since the actual output stage has to drive a load but the dummy output stage does not.
In the dummy output stage the transistor Mls is introduced to get sufficient output swing. The input of the dummy output stage is connected to the negative output of the input stage of the op-amp. The relationship that is maintained between the actual and dummy inputs is depicted by a buffer/inverter [5] two transistors and M17a are matched, respectively, with the transistors MI6 and M I , in the actual level shifter. This dummy level shifter helps to provide equal quiescent voltages and differential signals of opposite phase to the inputs of the two output stages (the actual and the dummy). In the input stage of the op-amp, transistors Ms and M7 in the negative half are diode connected. So for differential inputs the gain of this negative half is much less (by a factor of (e)", than that of the positive half of the input stage and, hence, the amplitude of the signal at node 4 is much smaller than that at node 3. Hence, with this implementation, the buffer/inverter (ref. fig-l(b) ) is an inverter with high attenuation factor for differential inputs. Due to the high attenuation factor of the buffer/inverter effectively no signal is coming to the gates of the transistors M14, Ad13 and MI2 through the dummy output stage. Hence, over a large frequency range the differential ax. characteristics of the externally biased and mirror biased op-amps are the same. As previously discussed, the common mode gain and power supply gain are substantially reduced. Further, the slew rate of the op-amp is also improved. This is because the current in the dummy output stage is mirrored into the actual output stage and increases the load current.
Simulation Results
In the previous sections we have given qualitative arguments about the improvement of the op-amp per-
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formance by the use of mirror biasing. Here we give Spice3 simulation results to support these arguments. Through simulation, the mirror biased op-amp is cornpared with the standard topology [6] biased with a standard bias circuit [3] . The operating point and the transistor sizes of the two circuits are taken to be the same. In the simulation, Spice BISM transistor model with hp 1 . 2 ,~ CMOS process parameters (available through MOSIS) are used.
We did not do any rigorous parametric design to pick the design point for simulation comparison. We took the lengths of all of the transistors at the minimum possible value for the used technology (i.e.
. 2 ,~) .
To get high gain and slew rate we took ri ( =?) equal to 50 for all of the transistors in the circuit with some exceptions. The ratio of the dummy and actual output stages is 1:4. The size ~1 5 was taken to be 70 to satisfy the balance equation which reduces the systematic offset of the standard topology and the size r18 was taken to be 2.5 to get a reasonable output swing. In the bias circuit we took r b l = 1.5 and Ib&. = 10pA. The supply voltages are &5V. The load capacitor mid the compensating capacitor are lOpf and 6pf respectively.
The sirnulation results are given in Table- 1. Note that the low frequency gain (A(0)) and the phase margin (PM) are equal for both circuits while the unity gain frequency (UGF) is better in the mirror biased op-amp. The common mode range (CMR) and the output swing (OS) are equal. At low frequency the common mode rejection ratio (CMRR) and the power supply rejection ratio (PSRR) of the mirror biased op-amp are much better than that of the standard externally biased op-amp, though, in the high frequency range the CMRR and the PSRR of the two circuits are equal. The mirror biased op-amp has 48% higher negative slew rate (SR) and 55% higher positive slew rate than that of the externally biased op-amp. Due to the higher slew rate of the mirror biased op-amp its settling time (ST) is less.
In order to highlight the desensitization of the systematic offset to bias and parameter variations, its sensitivity to the bias current was measured for both circuits. For the mirror biased op-amp the sensitivity is 1.65 VIA while for the standard topology it is 45 times larger. While the mirror biased op-amp provides the above mentioned performance improve ments, its power dissipation is 14% inore than that in the externally biased op-amp.
Summary
We have introduced the technique of mirror biasing and applied it to a two stage CMOS cascode op-amp in order to desensitize its operating point to bias variations. As a result, the sensitivity of the systematic offset of the op-amp is drastically reduced.
Mirror biasing is based on the use of self-biased mirror pairs in which one transistor provides the high impedance necessary for good a.c. performance while the other transistor provides the low impedance which is necessary for operating point desensitization and reduction of coininon mode gain and power supply gain.
The large degree of desensitization provided by mir- ror biasing has been quantified through small signal analysis. The technique of mirror biasing has been applied to a tw&stage cascode op-amp by creating duininy level shifter and output stages. The use of these dummy stages contributes to improved slew rate and settling time in comparison with standard externally biased cascode op-amps. These performance improvements have been achieved at the cost of a small increase in the power dissipation.
Since matched transistors are crucial to the successful application of mirror biasing, it is clear that mismatches created by process variations will reduce the gains documented in this work. Mismatch is however a well known problem in op-amp design and the numerous techniques that are available to minimize it are equally applicable to this work.
While the technique of mirror biasing has been applied in this work to a two stage cascode op-amp, it' is equally applicable to all two stage op-amps and comparator circuits.
